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DISJOINT COVERS IN REPLICATED HETEROGENEOUS ARRAYS*
P. K. MCKINLEY’, N. HASAN, R. LIBESKIND-HADAS’, AND C. L. LIU"
Abstract. Reconfigurable chips are fabricated with redundant elements that can be used to replace the
faulty elements. The fault cover problem consists of finding an assignment of redundant elements to the faulty
elements such that all of the faults are repaired. In reconfigurable chips that consist of arrays of elements,
redundant elements are configured as spare rows and spare columns.
This paper considers the problem in which a chip contains several replicates of a heterogeneous array, one
or more sets of spare rows, and one or more sets of spare columns. Each set of spare rows is identical to the set
of rows in the array, and each set of spare columns is identical to the set of columns in the array. Specifically,
an ith spare row can only be used to replace an ith row ofan array, and similarly with spare columns. Repairing
the chip reduces to finding a cover for the faults in each of the arrays. These covers must be disjoint; that is, a
particular spare row or spare column can be used in the cover of at most one array. Results are presented for
three fault cover problems that arise under these conditions.
Key words, reconfigurable chips, fault covers
AMS(MOS) subject classification. 94C15
1. Introduction. As chip density increases, the likelihood of fabrication defects on
chips also increases. Maintaining an acceptable yield in chip production requires the
capability to repair defective chips. To this end, reconfigurable chips are fabricated with
redundant elements that can be used to replace faulty elements. Thefault cover problem
consists of finding an assignment of redundant elements to the faulty elements such that
all of the faulty elements are replaced.
For reconfigurable chips that consist of arrays of elements, redundant elements are
configured as spare rows and spare columns 15 ]. Examples ofsuch reconfigurable arrays
include not only arrays of memory elements [19], but also arrays of processors [1 1],
14 ]. A line refers to a row or column of an array. In a reconfigurable array, each spare
line can be activated by programming selection circuitry after fabrication to effectively
replace lines containing faulty elements. The fault cover problem seeks an assignment
of the spare lines to the array such that all of the faulty elements are repaired. The set of
replaced lines is referred to as a cover.
In the model studied previously 8 ], 12 ], a row that contains faulty elements can
be replaced by any spare row, and a column that contains faulty elements can be replaced
by any spare column. An example of this model is shown in Fig. l, in which ’s indicate
faulty elements. Assigning spare rows to rows and 4 and spare columns to columns 2
and 6, marked with arrows, represents one possible repair solution for this array. The
fault cover problem for this type of reconfigurable array is NP-complete [12]. Several
algorithms, including exhaustive approaches and heuristics, have been developed for this
problem [3], [4], [7], [12], [18], [19].
The situation in which a particular row (column) can be replaced only by a member
of a proper subset of the spare rows (columns) arises when the elements in the array are
not all identical. For example, consider the array shown in Fig. 2, which contains four
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FIG. I. Reconfigurable 8 8 array with two spare rows and two spare columns.
types of elements. In the configuration shown, the array comprises two types of rows
and four types of columns. A spare row and column of each type is provided. Clearly, a
line can be replaced only by a line of the same type.
We are concerned with problems in which such heterogeneity of array elements
implies that the ith rows of all the arrays share one or more spares, and similarly for the
0 A O O 0 0 A 0 []
0 A 0 0 0 H O A 0 E3
0 A O O O [3 0 A 0
0 D A A A 0 O [3 A
0 D A A A 0 O [3 A O
Array Spare Columns
0 A O O O [3
0 D A A A
Spare Rows
FIG. 2. Heterogeneous reconfigurable array.
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DISJOINT COVERS 283
jth columns of all the arrays. In other words, the set of spare rows is identical to the set
of rows in the array, and the set of spare columns is identical to the set of columns in
the array. When the chip contains a single array of elements, the problem of repairing
faults is trivial. In fact, each fault can be covered in either of two ways, with a spare row
or with a spare column. When the chip contains multiple copies of an array, however,
repairing the chip reduces to finding a cover for the faults in each of the arrays. Figure
3 shows three copies of an array whose faults must be covered by lines from one set of
spare rows and one set of spare columns. A spare line can be assigned to only one of the
three arrays; that is, the three covers for the arrays must be disjoint.
To formulate the problem of finding disjoint covers for replicated heterogeneous
arrays, we model each array as a (0, )-matrix, a 0 indicating a nonfaulty element and
a indicating a faulty element. Figure 4 shows an instance of the problem for the arrays
depicted in Fig. 3. Each of the arrays contains two faulty elements. One solution to the
cover problem, indicated with arrows, is the following: spare columns and 2 are assigned
to array 1; spare row 2 is assigned to array 2; spare column 4 is assigned to array 3. The
covers are disjoint and all of the faults are covered.
In this paper, we present results for three fault cover problems for reconfigurable
arrays in which the use of spare lines is constrained in the manner described above.
These problems are the feasibility problem, the disjoint minimum cover problem, and
the multiple spare arrayproblem. In the first two problems, the chip is assumed to comprise
replicates of an array and one set each of spare rows and columns. The feasibility
problem asks whether or not the chip can be repaired; the disjoint minimum cover
problem seeks a feasible solution but with the stipulation that the individual cover of
each array be minimum, that is, consisting of a minimum number of spare lines. In
2 and 3, respectively, we show that these problems can be solved in polynomial time.
The multiple spare array problem is a generalization of the feasibility problem in which
more than two arrays of spares are available for use in coveting faults. In 4, we show
that the multiple spare array problem is NP-complete. In 5, we briefly discuss other
potential applications for our fault cover model, and in 6 we summarize our results.
Array 1 Array 2 Array 3
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FI O O O [3
O A O O O
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0 A A O 0
[3 O A O
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FIG. 3. Replicated heterogeneous arrays and spares.
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FIG. 4. Disjoint covers ofarrays.
2. Feasible disjoint covers. Given copies of an R C array, each containing zero
or more faulty elements, an array ofR spare rows and an array of C spare columns, the
feasibility problem seeks an assignment ofthe spare lines to the arrays such that all faults
are covered and no spare line is assigned to more than one array. The ith spare row may
only be assigned to cover the ith row of an array, and the jth spare column may only be
assigned to cover the jth column. To solve the feasibility problem, we show that the
problem can be formulated as a multigraph coloring problem. This problem in turn can
be reduced to the 2-satisfiability (2SAT) problem in which, given a set U of Boolean
variables and a conjunction of 2-clauses over U, we seek an assignment of values to
variables such that each ofthe clauses is true. The 2SAT problem is solvable in polynomial
time using any one of several known algorithms 2 ], 5 ]. The multigraph is constructed
as follows.
CONSTRUCTION 1. Given a set of replicated arrays A, A2, "", At, we represent
eachfault with a vertex vi in a multigraph G. With each vertex vi, we associate the label
ai :ri, ci), representing the array, row, and column, respectively, ofthe ithfault. For each
pair offaults not in the same array that lie in the same rows of their respective arrays,
we add a red edge to G between the vertices representing thefaults. Similarly, we add a
black edgefor pairs offaults in the same columns oftheir respective arrays. Let V be the
set ofvertices and E the set ofedges in G.
The multigraph G may not be connected. In fact, if there exists a fault in row and
column j of an array, and if there are no faults in row or column j of all other arrays,
then this fault will be represented by an isolated vertex. Next, we consider the problem
of assigning the colors red and black to the vertices of such a multigraph. We say that a
coloring isfeasible if every vertex is colored, no black edge has two black endpoints, and
no red edge has two red endpoints.
THEOREM 1. A feasible coloring for a multigraph resulting from Construction
exists if and only if there exist disjoint covers K, K,..., Kt for the arrays A,
A2, ,At.
Proof. In the following, i, j, k, l e { 1, 2, IV I}. Assume that K, K2, Kt
are disjoint covers forA, A2, At. For each faulty element i, ifspare row r; is contained
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DISJOINT COVERS 285
in Kay, then we color vertex I) red; otherwise we color the vertex black. We claim that
this coloring is feasible. If not, then there must exist a red edge whose endpoints, labeled
(ai:ri, ci) and (aj:rj, cj), with ri rj, are both red or a black edge whose endpoints, labeled
(a,:r,, c,) and (al :rl, Cl), with ck cl, are both black. The former case implies that row
r; is contained in two different covers, Ka and Kaj. This contradicts our assumption that
the covers are disjoint. The latter case implies that column ck is contained in two different
covers, Kay, and Kar Again, this is a contradiction.
Next, let C: V-- { red, black } be a feasible coloring ofthe multigraph. We construct
a set of covers K1, K2,’", Kt as follows. For each vertex vi that is colored red, we
include spare row r; in cover Kay. For each vertex vj that is colored black, we include
spare column cj in cover Kaj. We claim that K, K2, Kt are disjoint covers ofA,
A2, , At. Since each vertex represents a faulty element, and for each vertex vi at least
one of row r; and column c; is included in cover Kay, it follows that K, K2,’", Kt
constitute covers for Al, A2, "’, At, respectively. Assume that K, K2, "", Kt are not
pairwise disjoint. If a row ri is included in both Ka and Kay, then there must exist two
vertices labeled (ai:ri, ci) and (aj:rj, cj), with ri rj, both colored red and connected by
a red edge, a contradiction. Similarly, if a column c is included in both Kak and Kat,
then there must be two vertices labeled (a::r, c,) and (a:rt, c), with ck Cl, both
colored black and connected by a black edge. Again, this is a contradiction. U3
Figure 5 shows the multigraph corresponding to the arrays and their faults shown
in Fig. 4. Red edges are depicted with solid lines, black edges with dashed lines. If vertices
v, v_, vs, and v6 are colored black and vertices v3 and v4 are colored red, then the coloring
is feasible. From this solution, we generate disjoint covers for the arrays as follows: for
each red vertex labeled (a:ri, ci), we assign spare row r; to cover row ri in array ai; for
each black vertex labeled (aj:rj, cj), we assign spare column cj to cover column cj in
array a. That is, spare columns and 2 are assigned to array 1; spare row 2 is assigned
v 2
v1
2:2,3
(2:2,4)
134
FIG. 5. Muhigraph forfeasibility problem.
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286 P. K. MCKINLEY, N. HASAN, R. LIBESKIND-HADAS, AND C. L. LIU
to array 2; spare column 4 is assigned to array 3. This solution is indicated with arrows
in Fig. 4.
To solve the feasibility problem, we require an algorithm to solve this multigraph
coloring problem. Construction 2 shows that this problem can be formulated as an instance
of 2SAT, solvable in polynomial time [2], [5].
CONSTRUCTION 2. Given a multigraph G V, E) with red edges and black edges,
we construct a conjunction ofclauses as follows: For each vertex v V, we introduce a
Boolean variable si. For each red edge vi, v), we include the clause . for each
black edge vg, vt), we include the clause s s).
Intuitively, setting si to true means that the fault represented by s is covered by a
row. Similarly, setting s; to false means that the fault represented by si is covered by a
column.
THEOREM 2. The conjunction ofclauses resultingfrom Construction 2 is satisfiable
ifand only ifa feasible coloring existsfor the multigraph G.
Proof. Let C: V-- { red, black be a feasible coloring of the multigraph G. We
assign values to the Boolean variables as follows: For each vertex vi that is colored red,
we assign variable si the value true. For each vertex vj. that is colored black, we assign
variable s the value false. Each red edge (vi, v) has at least one black endpoint, so the
clause ( ) is true. Each black edge (vg, vt) has at least one red endpoint, so the
clause (s V st) is true. Therefore, all the clauses in the conjunction are true.
Next, let TA: { si }
--
true, false } be a truth assignment satisfying the conjunction
of clauses. We color the multigraph as follows: For each true variable, we color its cor-
responding vertex red. For each false variable, we color its corresponding vertex black.
Note that an isolated vertex will not be represented in the conjunction of clauses. For
completeness, we color each isolated vertex red. Each clause ofthe form (g/V ) is true,
so the red edge (vi, vj) it represents must have at least one black endpoint. Each clause
of the form (s V st) is true, so the black edge (v, vz) it represents must have at least
one red endpoint. Therefore, the coloring is feasible.
As an example, we give the 2SAT formulation for the set of arrays shown in Fig. 4.
Using the numbering of the vertices in Fig. 5, the conjunction of clauses is:
(gl X/g4)/X (2 X/g3)/X (g2 X/g4)/ (s4 x/ss)/X (s4 X/s6). An example of a satisfying
truth assignment is constructed by setting s3 and s4 to be true and setting s, s2, ss, and
s6 to be false.
3. Disjoint minimum covers. The disjoint minimum cover problem seeks a feasible
solution to the fault cover problem, with the stipulation that the individual cover ofeach
array be minimum. Finding minimum covers is one way to reduce the cost of repairing
the chip 3 ]. To show that the disjoint minimum cover problem can be solved in poly-
nomial time, we must first provide some background results. A minimum cover of a
(0, )-matrix is a minimum set of lines that contain all the l’s. The problem may be
represented by a graph. For a given (0, )-matrix, we construct a bipartite graph G,
which consists of two sets of vertices, X and Y, and a set of edges E. For each row ri of
the matrix there is a vertex Xri X. For each column c of the matrix there is a vertex
y e Y. There is an edge between vertices Xr and y, if there is a in position (r, c) in
the matrix. This construction is illustrated in Fig. 6. A cover of G is a set of vertices K
X LI Y such that every e e E is adjacent to some vertex k e K.
A matching in a graph is a subset ofthe edges such that no two edges in the matching
have a common endpoint. A maximum matching is a matching ofmaximum cardinality.
The bold edges in Fig. 6 constitute a maximum matching. Given a graph G and a matching
in G, a vertex is said to be matched if it is adjacent to an edge in the matching; otherwise,
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X
Y
2
3
FIG. 6. (0, )-matrix and corresponding bipartite graph.
it is said to be unmatched. The K6nig-Egervfiry theorem 13 states that the size of a
minimum cover in a (0, )-matrix is the same as the size of a maximum matching in
the corresponding bipartite graph. Finding a maximum matching in a bipartite graph
can be done in time O(mT-ff), where m is the number of edges and n is the number of
vertices 10 ].
LEMMA 1. Given a bipartite graph G (X Y, E), a maximum matching M in
G, and a minimum cover K ofG, exactly one endpoint ofeach edge in M belongs to K.
Proof. By definition, at least one endpoint of every edge must be included in K.
Since edges in M have no endpoints in common, no vertex can cover two edges in M.
So at least one endpoint of each edge in M must be in K. From the K6nig-Egerviry
theorem 13 ], we know that KI MI. Therefore, at most one endpoint of each edge
in M can be in K. F1
LEMMA 2. Given a bipartite graph G (X tO Y, E) and a maximum matching M
in G, an unmatched vertex does not belong to any minimum cover K ofG.
Proof. By Lemma 1, there must be at least MI matched vertices in the cover.
Since [K[ [M[, the cover K can contain no other vertices. V1
Using these two lemmas, we now show that the disjoint minimum cover problem,
like the feasibility problem, can be reduced to 2SAT. The conjunction of clauses is formed
using the following construction.
CONSTRUCTION 3. Let R and C be the number ofrows and columns, respectively,
in each oft (0, )-matrices, A, A2, At. Let Gi be the bipartite graph corresponding
to Ai. Let Mi be a maximum matchingfor Ai, For each row ri, < ri < R, we introduce
Boolean variables, ri,, ri,2, "’", ri,t. For each column ci, < ci < C, we introduce
Boolean variables, ci,, ci,2, ci,t. The conjunction consists offour types ofclauses:
For each 1, we include the clause (ri,k V cj,k), where ri, cj, andA are the row,
column, and array, respectively, that contain the 1.
(2) Next, for each row ri that contains a in one or more of the arrays, andfor
each unordered pair ofmatrices, Ak and At, we include the clause ?i, v ?i,t). For each
column cj that contains a in one or more ofthe arrays, andfor each unordered pair of
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matrices, Ak and AI, we include the clause (-(j,k v -j,t). Hence,for each line that contains
a in one or more ofthe arrays, t(t )/2 clauses are included in the conjunction.
(3) For each that is represented by an edge in M, we include the clause Yi, v
,), where ri and c are the row and column, respectively, that contain the 1.
(4) Finally, for each row ri whose representative vertex in G is not matched, we
include the clause Yi,k). For each column c whose representative vertex in G is not
matched, we include the clause (j,k).
THEOREM 3. The conjunction of clauses resulting from Construction 3 is satisfi-
able ifand only ifthere exist disjoint minimum covers K, K2, Kt for matrices A,
A2, ,At.
Proof. Assume that there exist disjoint minimum covers K, K2, , Kt for matrices
A, A2, At. We assign truth values to variables as follows: For each spare row r;
Kk, we set ri,k to be true; for each spare column cj K1, we set cj, to be true. Each in
Ak is covered by its row ri or its column cj, so its corresponding clause (ri,k X/ Ci,k) must
be true. Since each spare row ri can be assigned to at most one cover, every clause
(?i, X/ k-;,z) must be true. Since each spare column cj can be assigned to at most one
cover, every clause ?j,k X/ ?j,t) must be true. By Lemma 1, we know that, for each edge
in a matching M, exactly one of its endpoints must be included in a minimum cover
of Gk. Therefore, every clause (?;,k V ?j,k) must be true. Finally, by Lemma 2, an un-
matched vertex in a bipartite graph G cannot be in a minimum cover of Gk, so all 1-
clauses must be true. Hence, using the truth assignment above, the conjunction ofclauses
is true.
Conversely, assume the conjunction is satisfiable. Then there exists a truth assignment
that forces every clause to be true. For each true variable ri,k, include spare row ri in
cover Kk. For each true variable cj.,l, include spare column cj in cover K. The clauses
from step imply that each is covered. The clauses from step 2 imply that the covers
are disjoint. The clauses from steps 3 and 4 imply that the covers are minimum. []
We omit the details of the conjunction for the example shown in Fig. 4. We note,
however, that while there exists a solution to the feasibility problem for this example,
there does not exist a set of disjoint minimum coverings for the three arrays shown. Such
a set could involve no more than three spare lines, but the faults in the arrays cannot be
covered with fewer than four.
4. Disjoint covers using multiple spare arrays. The multiple spare array problem
is an extension of the feasibility problem discussed in 2 to include the case in which
the chip contains more than one set of spare rows, more than one set of spare columns,
or both. Multiple sets ofspares offer potential increases in chip yield because more defects
can be successfully covered. Of course, the increase in yield must be balanced against
the increase in fabrication and materials costs accompanying the use ofadditional spares.
The multiple spare array problem can be stated as follows: Given (0, )-arrays of
R rows and C columns each, SR R C arrays of spare rows and SC R C arrays of
spare columns, the problem is to find an assignment of the spares to the arrays such that
all the ones in the arrays are covered. An example of the multiple spare array problem,
in which SR 2 and SC 1, is depicted in Fig. 7. Unfortunately, finding such disjoint
covers is much more difficult than is the original problem, in which SR SC 1.
THEOREM 4. The multiple spare array problem is NP-complete.
Proof. The problem is in NP because we can guess an assignment of the spares to
the arrays and check in polynomial time whether or not all the faulty elements are
covered. Next, we want to use a reduction from a known NP-complete problem to the
multiple spare array problem to show that the latter is NP-complete. Our reduction is
D
ow
nl
oa
de
d 
01
/2
2/
14
 to
 1
34
.1
73
.1
30
.2
05
. R
ed
ist
rib
ut
io
n 
su
bje
ct 
to 
SIA
M 
lic
en
se 
or 
co
py
rig
ht;
 se
e h
ttp
://w
ww
.si
am
.or
g/j
ou
rna
ls/
ojs
a.p
hp
DISJOINT COVERS 289
arrays containing some faulty elements
R
two arrays of spare rows one array of spare columns
FIG. 7. Multiple spare array problem.
from the vertex cover problem, which is as follows: Given a graph G (V, E), and an
integer K _-< V I, does there exist a subset V’
_
Vwith V’I =< K such that for each edge
(u, v) E, at least one of u and v belongs to V’? The vertex cover problem is NP-
complete 6 ].
Given an instance of the vertex cover problem, we want to construct an instance
ofthe multiple spare array problem. Given V= { v, v2, vn }, E { el, e2, em },
and a positive integer K =< n, we construct n m arrays, A, A2, "", An, K m
arrays of spare rows, and one m array of spare columns. That is, SR K and SC
1. An entry 1, j) in array Ai is if and only if vertex vi is one of the endpoints of edge
ej. This means that the sum of the number of faulty elements in each column over all
the arrays is exactly 2.
Now we want to show that there exists a solution to the instance ofthe vertex cover
problem if and only if there exists a solution to the instance of the multiple spare array
problem. If there is a solution to the instance of the vertex cover problem, then there is
a subset V’ { v’, v, v } of V such that _-< K and every edge in E has at least one
endpoint in V’. For each vertex v in V’, we assign a spare row to the first (and only)
row of array Ai. We use at most SR spare rows, because SR K. Since every edge has
at least one of its endpoints in V’, the sum of the number of faulty elements that have
not been covered by spare rows, in each column over all the arrays, is at most 1. This
means that a spare column can be used to cover each of these l’s.
Suppose there is a solution to the instance of the multiple spare array problem. Let
Aa,, Aa:z, Aal, where <= SR, be the arrays to which spare rows are assigned. Let V’
be { Va, ray Val}. Since we have only one array of spare columns, this means that
the sum of the number of faulty elements left uncovered by the spare rows in each
column over all the arrays is at most 1. Recall that initially this number was 2. This
means that the set V’ contains at least one endpoint of each edge in E. []
Although chip yield may be increased with the use of multiple sets of spares, our
NP-completeness result implies that heuristic algorithms are likely to be the only viable
approach to the problem. The investigation ofsuch heuristics is a potential area for future
research.
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5. Other fault cover applications. The results presented here have potential appli-
cation in two other VLSI contexts. First, as the density ofreconfigurable arrays continues
to increase, with a corresponding increase in the number of elements in the arrays, re-
pairing a chip will require a larger number of spare lines. Often, however, an individual
row or column contains only a small number of faulty elements [! 7 ]. This implies that,
for a reconfiguration method such as shown in Fig. 1, in which entire rows or columns
are replaced, the spare elements will be used inefficiently because most of them will
replace correctly functioning elements. The number of such wasted redundant elements
increases as the size of the array increases and limits the number of chips that can be
repaired.
One way to increase efficiency in the use of spares, and thus increase yield, is to
replace the single large array with an array of smaller subarrays. The redundant elements
are arranged such that rows and columns of individual subarrays may be replaced, in-
dependent of other subarrays, achieving the desired higher efficiency. Allocating spare
lines for each subarray may be expensive. Alternatively, allowing a spare line to be used
anywhere on the chip is not an attractive solution because the cost of wiring and the size
of programmable decoders increases with the partitioning of the array. A compromise
solution, used in [9 ], [16 ], is to limit the number of subarrays to which a particular
spare line may be assigned. Figure 8 shows how our model may be used in this manner.
The array has been partitioned into 16 subarrays. The spare elements have been arranged
as one array of spare rows and one array of spare columns.
Another potential application of our model stems from recent interest in three-
dimensional VLSI design [1 ]. Consider the situation depicted in Fig. 9, in which eight
arrays are sandwiched between an array of spare rows and an array of spare columns.
Arranging redundant elements in this manner, and requiting that a spare row be used
to replace only one of the rows directly below it, and that a spare column be used to
replace only a column directly above it, offers one way to reduce the circuit complexity
in reconfigurable three-dimensional devices.
In both applications just described, the arrays may be homogeneous. Our model
for heterogeneous arrays is applicable because it is assumed that the need to simplify
wiring for reconfiguration imposes constraints on the use of spares.
FIG. 8. Reconfiguration ofspares.
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spare rows
spare columns
FIG. 9. Three-dimensional arrays and spares.
6. Summary. We have presented results for a set of fault cover problems in repli-
cated, heterogeneous arrays of elements. First, a polynomial-time solution was given for
the problem of finding a set of disjoint covers, if one exists, for the arrays using one set
of spare rows and one set of spare columns. Second, a polynomial-time algorithm was
given to find a feasible set of disjoint covers such that each is minimum. Finally, the
problem of finding a feasible solution when multiple sets of spare lines are available was
shown to be NP-complete. We briefly discussed two other potential applications of this
work. We are currently studying extensions of the problems discussed here.
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